Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library
Keywords:
High efficiency video coding, Advanced video coding, In-loop filters, Video compressionAbstract
High Efficiency Video Coding (HEVC) and Advanced Video Coding (AVC), the developed international standards for video compression, offer significantly better video compression efficiency. However, there are some similarities in the in-loop filtering algorithms which can be combined and implemented in a design. By evaluating the similarities in in-loop filtering algorithms of HEVC and AVC, a combined in-loop filter is designed to evaluate its implementation cost and performance with respect to individual AVC and HEVC in-loop filters. The in-loop filters of three designs are used to process the pixels in a stream of 64×64 blocks. The proposed combined design is implemented in Verilog. The Verilog RTL code is verified in application specific integrated circuit (ASIC) platform using 32 nm technology library and Synopsys EDA tools. Experimental results illustrate that the proposed combined in-loop filters reduce the total resources utilization of individual in-loop filters by 20% in terms of total cell area. In comparison to the individual HEVC in-loop filter design, which is greater than the individual AVC in-loop filter design, the unified design consumed just 0.38 times power consumption overhead.References
[1] M. S. Elbamby, C. Perfecto, M. Bennis and K. Doppler, Toward low-latency and ultra-reliable virtual reality, IEEE Network, 32, 2018, 78-84.
[2] V. Sze, M. Budagavi and G. J. Sullivan, High Efficiency Video Coding (HEVC): Algorithms and Architectures, Switzerland: Springer International Publishing, 2014.
[3] S. Baldev, K. K. Anumandla and R. Peesapati, Scalable wavefront parallel streaming deblocking filter hardware for HEVC decoder, IEEE Transactions on Consumer Electronics, 66, 2020, 41-50.
[4] A. Singhadia, Md. Minhazuddin, M. Mamillapalli and I. Chakrabarti, A fast integrated deblocking filter and sample-adaptive-offset parameter estimation architecture for HEVC, Microprocessors and Microsystems, 85, 2021, 104317.
[5] J. Lee and J. Jeong, Performance comparison of weak filtering in HEVC and VVC, Electronics, 9, 2020, 960.
[6] P. Lakshmi Amruthavalli and P. Nalluri, A review on in-loop filters for HEVC and VVC video coding standards, Proceedings of 8th International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India, 2022, 997-1001.
[7] R. D. C. N. Palau, J. Goebel, D. Palomino, G. Correa, M. Porto and L. Agostini, Real-time and low-power HEVC deblocking filter architecture targeting 8K UHD @ 60fps Videos, Journal of Integrated Circuits and Systems, 15, 2020, 1-9.
[8] S. Li, L. Huang, X. Xiong, D. Xu, X. Zhu and Y. Fan, An area-efficient deblocking filter architecture for multi-standard video codec, Proceedings of IEEE 4th International Conference on Circuits and Systems (ICCS), Chengdu, China, 2022, 149-154.
[9] P. Saravanan, B. S. Priyadarshini, P. V. Kanna and P. Vaishnavi, Hardware accelerator for dual standard deblocking filter, Proceedings of 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID), Guwahati, India, 2021, 210-215.
[10] P. R. Christopher and S. Sathasivam, Five-stage pipelined dual-edge deblocking filter architecture for H.265 video codec, IEICE Electronics Express, 16, 2019, 1-6.
[11] C. M. Diniz, M. Shafique, F. V. Dalcin, S. Bampi and J. Henkel, A deblocking filter hardware architecture for the high efficiency video coding standard, Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2015, 1509-1514.
[12] K. Shukla, B. Swamy and P. Rangababu, Area efficient dataflow hardware design of SAO filter for HEVC, Proceedings of International Conference on Innovations in Electronics, Signal Processing and Communication (IESC), Shillong, India, 2017, 16-21.
[13] S. H. Loh, I. M. Tan and J. J. Sim, VLSI design course with commercial EDA tools to meet industry demand - from logic synthesis to physical design, Proceedings of 11th IEEE International Conference on Control System, Computing and Engineering (ICCSCE), Penang, Malaysia, 2021, 55-60.
[14] S. H. Loh, Y. N. Koay, K. H. Yeap and J. J. Sim, Analysis of Logic synthesis results with various technology nodes for RISC-V design, Proceedings of IEEE 14th International Conference on Control System, Computing and Engineering (ICCSCE), Penang, Malaysia, 2024, 100-105.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 Siu Hong Loh, Aw Yong Pik Yee, Sim Jia Jia, Yeap Kim Ho
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:Authors hold and retain copyright, and grant the journal right of first publication, with the work after publication simultaneously licensed under a Creative Commons Attribution 4.0 License CC BY that permits any use, reproduction and distribution of the work and article without further permission provided that the original work is properly cited.
Authors are permitted and encouraged to post their work online in institutional repositories, website and other social media before and after publication, as it can lead to productive exchanges, as well as earlier and greater citation of published work.
