O. Chek Yee, “Device-Circuit Level Simulation Study of Three Inputs Complex Logic Gate Designed Using Nano-MOSFETs”, AMS, vol. 3, no. 1, pp. 1–10, Apr. 2019.