Chek Yee, O. (2019). Device-Circuit Level Simulation Study of Three Inputs Complex Logic Gate Designed Using Nano-MOSFETs. Applications of Modelling and Simulation, 3(1), 1–10. Retrieved from https://www.ojs.arqiipubl.com/index.php/AMS_Journal/article/view/58