(1)
Chek Yee, O. Device-Circuit Level Simulation Study of Three Inputs Complex Logic Gate Designed Using Nano-MOSFETs. AMS 2019, 3, 1-10.