Chek Yee, O. 2019. Device-Circuit Level Simulation Study of Three Inputs Complex Logic Gate Designed Using Nano-MOSFETs. Applications of Modelling and Simulation. 3, 1 (Apr. 2019), 1–10.